In this paper, a comparison between three different current readouts for micro-potentiostats is presented: resistive transimpedance amplifier (R-TIA), capacitive transimpedance amplifier (C-TIA), and current-mode continuous-time sigma-delta modulator (Current-CTSDM). The comparison is carried out on the signal transfer function, the required amplifier gainbandwidth (GBW), its input referred noise current, required area and power, and dynamic range. Each approach and its limitations are separately discussed. The three systems have been simulated using VerilogA models and the results are compared. It is shown that each system comes with its own limitations, however current-mode CTSDM are more beneficial due to their intrinsic digitization.
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With the progress in integration of electrochemical impedance spectroscopy (EIS), cyclic voltammetry (CV), chronoamperometry (CA), or scanning ion-conductance microscopy (SICM), there is a continuous need for highperformance potentiostats, needing current readout circuits with high dynamic range and partially high temporal resolution. Such micropotentiostats consist of a signal generator, sample under test, a current recording system, and a subsequent processing unit, cf. Fig. 1 . The potentiostats usually require very small detection limits for the input currents from pA to µA within a frequency range from DC to few MHz, depending on the application scenario. State of art current readout circuits are realized as resistive feedback transimpedance amplifiers (R-TIA) [1] , capacitive feedback transimpedance amplifiers (C-TIA) [2] , and current-mode continuous-time (CT) sigmadelta modulators (Current-CTSDM) [3] , [4] . E. g. in [5] , an R-TIA has been presented, which utilizes a highly-modified pseudo-resistor as feedback element which achieves a high robustness versus temperature and process variations. R-TIAs are very common due to their simple architecture. However, inherent trade-offs such as transimpedance versus bandwidth make them not very suitable for high frequency applications. A C-TIA, which utilizes a small capacitance as feedback element for high sensitivity, has been presented in [2] . The presented C-TIA achieves a very high frequency range. C-TIAs overcome the trade-offs of R-TIAs by utilizing two stages, i. e., integrator and differentiator. These advantages come along with disadvantages of increased complexity of the system as well as a bandpass signal transfer function.
Another approach is to use a current input CTSDM which has been applied in [3] , [4] . CTSDMs are a popular implementation for voltage mode ADCs and can obviously be used for current sensing once the input resistor of the first integrator is removed. They come with the advantage of implicit digitiza- tion, but disadvantageously the concept of CTSDM relies on oversampling and noise-shaping. Thus, the operating speed is much higher than the required input bandwidth, the utilized opamps need to operate at this high frequency, and the highfrequency quantization noise from the feedback DAC might impact the sensitive input signal. Consequently, these three architectures all come with advantages and disadvantages, but a thorough comparison study is not yet presented. This paper is organized as follows: The three different current sensing circuits are reviewed and analysed in the Sections II, III, and IV. An exemplary specification is implemented and simulated in Sections V, which are compared in Section VI, before the paper is concluded in Section VII.
II. RESISTIVE TRANSIMPEDANCE AMPLIFIER
The opamp-based R-TIA is the most common sensing circuit, cf. Fig. 2a . Ideally, the R-TIA consists of an opamp and a feedback resistance R F , which defines the transimpedance (gain) of the system. However, due to the parasitic capacitance C P at the input of the amplifier, a feedback capacitor C F needs to be introduced to ensure the stability of the TIA. Assuming an opamp as single-pole system with DC gain A 0 1 and gain-bandwidth product GBW 1 2πRFCF , and assuming C F /C P 1, the transfer function of the R-TIA becomes:
Since C P introduces a second pole, it is efficient to design the transfer function with a second-order Butterworth low-pass characteristic [1] . C F can be calculated using Eq. 1 to obtain a Butterworth low-pass characteristic with corner frequency f MAX and quality factor Q = 1 √ 2 :
Naturally, R-TIA has a DC-path from input to output, which means that the achievable lower corner frequency f MIN = 0. The upper corner frequency f MAX is:
As it can be seen in Eq. 3, there is a trade-off between upper corner frequency f MAX , TIA gain R F , and required gainbandwidth product GBW of the amplifier. f MAX decreases when the transimpedance R F is increased for constant GBW .
Also, for constant f MAX , the GBW needs to be increased if R F is increased. Furthermore, GBW needs to be increased quadratically in order to linearly increase the operating frequency f MAX for a constant transimpedance R F . This shows the main limitation of R-TIAs: high gain and high speed are very costly to achieve, since the opamp speed needs quadratical increase.
For the R-TIA, the equivalent input noise PSD is:
where S ∆V 2 n,OA is the equivalent input noise PSD of the opamp, k B the Boltzmann constant, and T the absolute temperature. The equivalent input noise can thus be reduced by increasing R F . The implementation of large resistors not only consumes huge area, but also introduces parasitic capacitances which degrade the speed. Alternatively, large resistances can be implemented using pseudo-resistors in order to decrease area and parasitics, which are usually very non-linear. Even though, e.g. in [1] linearization could be achieved by the seriesconnection of multiple pseudo-resistors in a highly modified form, this came at the disadvantage of needing an SOI process to reduce the parasitic capacitances and thus the associated speed degradation, and still the implementation had limited linearity [5] .
III. CAPACITIVE TRANSIMPEDANCE AMPLIFIER
Capacitive TIAs have been investigated to achieve current sensing at higher signal frequencies. A state of the art C-TIA is the integrator-differentiator structure [2] , cf. Fig. 2b . It features an integrator as the first stage followed by a differentiator in order to have a flat overall gain within the desired signal bandwidth:
where C I is the feedback capacitance of the integrator and C d and R d form the external circuitry of the differentiator. Thereby, this C-TIA provides more degrees of freedom to choose the overall gain against noise and speed. Disadvantageously, the integrator suffers from saturation of the output voltage for low frequency and DC input signals. Therefore, an additional DC feedback path must be introduced to prevent saturation. In the DC feedback path, [2] introduced the filter H(s) which operates at low frequencies as integrator, in order to keep the DC voltage at the output at zero, and as an attenuator within the signal band. The output of H(s) generates the voltage over R DC to sink the DC input or low frequency current and to provide a separate DC output. Therefore, the overall characteristic of the C-TIA becomes a bandpass, where the lower corner frequency is defined by the feedback capacitance C I , the feedback resistor R DC , and the attenuation γ of H(s). The upper corner frequency f MAX is described by the gain-bandwidth product of the amplifier that is decreased by the capacitive divider formed by parasitic input capacitance C P and feedback capacitance C I :
The trade-off between the achievable f MAX and GBW is decreased to a proportional dependency, which makes it less costly to realize high-speed TIAs. However, due to the loading effect of C d , the integrated amplifier needs to invest more power to achieve the required GBW cf. Fig. 2b . This will be discussed with an example in Sec. V.
If C I C d is assumed, the noise of the differentiator gets negligible as well as a high overall current gain is achieved, cf. Eq. 5. Then, the equivalent input noise PSD is described as:
Since R DC has no influence on the overall gain, cf. Eq. 5, it can be increased independently to decrease the equivalent input noise. This also addresses the disadvantageous tradeoff between noise and gain in R-TIAs. However, the value of R DC is constrained to the required f MIN , cf. Eq. 6, and the maximum DC input current, which needs to be compensated. Since R DC is not part of the signal path, it can be usually realized as pseudo-resistor whose non-linearity would not influence the SNDR of the passband [2] . However, the design of [2] suffers from shot noise generated by the realization of R DC with pseudo-resistors for large DC input currents.
One of the drawbacks of C-TIA is its frequency dependent dynamic range. The minimum detectable input current is defined by the integrated input referred noise in the signal band and it is not dependent on the input signal frequency. On the other hand, the maximum input current becomes limited at very low frequencies and DC by saturation of the output voltage of H(s) as:
where V FS is defined to be equal to the full scale output voltage (maximum output voltage). At the lower end of the signal band, after H(s) corner frequency, the integrator output limits the achievable maximum input current due to its increasing gain for decreasing frequency. Therefore, the maximum input current at f in is limited to [2] :
This clearly shows the trade-off between the input signal frequency f in and the maximum input current. Furthermore, for frequencies where the differentiator gain is greater than one, the maximum input current becomes limited by the output of the differentiator and can be calculated as:
As it can be seen, the maximum input current is a function of input signal frequency and needs to be calculated separately. This leads to frequency dependent dynamic range.
IV. CURRENT-MODE CT ∆Σ MODULATOR Most state of the art CTSDM are used to digitize voltages [6] . However, they can be easily adapted to a current digitization system by removing their input resistor. Fig. 3a depicts a 1 st order current-mode CTSDM, which is used for simplicity in the following. By comparing the Current-CTSDM structure with a R-TIA (cf. Fig. 2a ), only by introducing a comparator into the R-TIA feedback implicit digitization is achieved. The quantizer adds quantization noise e Q , cf. Fig. 3b . However, e Q can be designed and shaped properly in order to have negligible influence to the signal band of interest [6] . Disadvantageously, the high-frequency quantization noise requires high integrator dynamics and disturbs the virtual ground node, which is the current sensing input, making the first integrator in Current-CTSDM power hungry [3] , [4] .
In the signal band of interest, the signal transfer function (STF) of the Current-CTSDM with feedback resistor R F cf. Fig. 3a can be designed as:
In order to calculate the frequency requirements of a Current-CTSDM, a single-pole operational amplifier with C int as the integration capacitance is assumed. For an RC integrator to have an almost undisturbed transfer function, the opamp DCgain A(s) 1 and the GBW ≥ 10 × 1 RFCint must be guaranteed. In CTSDM, the value of R F C int is related to the sampling frequency F S and the modulator scaling coefficient a 1 :
Regarding the unavoidable parasitic C P at the input node, the GBW needs to be further increased yielding:
According to [6] , the required GBW can be reduced with significant loss in the inband-noise by compensating for finite GBW by loop filter scaling and phase compensation. Since the STF of a CTSDM features a low pass characteristic, the detectable frequency range spans from DC to f MAX , which is the inband frequency of the CTSDM given by F S /2 × OSR which results by reusing Eq.13:
The total input referred (thermal) noise PSD of a Current-CTSDM can be derived by assuming that e Q in the signal band is negligible and other stages do not contribute to the noise [6] :
Hz .
(15) The feedback path of Current-CTSDM can be realized using resistors R F or current sources (CS) since the CTSDM output is binary [6] . The realization with CS will make the implementation much more area efficient. However, the noise performance of CS is worse compared to a resistor. Alternatively, a pseudo-resistor as in [1] can be beneficially applied since for single-bit CTSDM linearity of the feedback elements are not important as single-bit DACs are inherently linear [6] .
Dynamic range for CTSDM can not be analytically calculated since their stability is dependent on scaling and input signal level. Therefore, the maximum input amplitude must be found out through simulations [6] .
V. SIMULATIONS As a case study for the comparison of the 3 current sensing architectures, all circuits have been implemented and simulated using Verilog-A models to prove the reported equations and compare the requirements and results. The three systems have been specified to have a transimpedance gain of 20 MΩ, an input frequency range of 2 MHz, and a parasitic input capacitance of C P = 2 pF. Tab. I shows the summary of the simulated values. The required GBW for the R-TIA with a gain of R F = 20 MΩ, using Eq. 3, is approx. 1 GHz. As a consequence, with Eq. 2, C F becomes 5.6 fF, which corresponds to the assumption C P C F . Note that since the feedback capacitor has a very small absolute value, C L = 0.5 pF as the dominant load from subsequent stages has been added to the output of the amplifier. This has been done for all three implementations.
The C-TIA features more degrees of freedom, since the number of design parameters are more. As the first step, the value of C I must be chosen. Big values of C I lead to decreased influence of C P , which means that the required GBW will be smaller, cf. Eq. 6. In contrast, small values of C I yield higher gain and decreased input referred noise, cf. Eq. 7. Therefore, C I was fixed to 100 fF to satisfy this trade-off. In order to obtain an overall gain of 20 MΩ and by satisfying the assumption of C d C I to decrease the influence of R d in thermal noise, R d and C d are chosen to be 100 kΩ and 20 pF, respectively. To justify our choices, [2] utilized equal values in a circuit implementation. The required GBW is 42 MHz, cf. Eq. 6; however, due to the loading effect of C d = 20 pF, achieving this GBW becomes more challenging in terms of power. Comparatively, R-TIA needs a GBW = 1 GHz cf. in Tab. I with the dominant load of 0.5 pF (parasitic loading of subsequent stages), whereas C-TIA needs about GBW = 42 MHz with a dominant load of C d = 20 pF. Therefore, even though the C-TIA needs less GBW in respect to the R-TIA, due to the loading of C d , it needs to invest more power (transconductance G m ) to achieve the required GBW . For the implementation of H(s) to achieve f MIN = 0.1 kHz, it should be noted that it consists of a leaky integrator with very low corner frequency, which consumes a large area and needs an additional opamp, which are not included in the comparison. R DC is chosen to be 20 MΩ in order to have the same transimpedance gain for low input frequencies.
The design of the Current-CTSDM was done using www.sigma-delta.de. A third-order chain of integrator feedback (CIFB) CTSDM with NRZ DAC has been chosen. To achieve enough SQNR, OSR = 32 is chosen, with which the inband frequency of 2 MHz leads to F S = 128 MHz. In order to reduce the required GBW , the CTSDM input scaling coefficient was lowered to a 1 = 0.01 to reduce the GBW requirement according to Eq. 12. Then, the required GBW (without the effect of C P ) becomes a 1 · F S = 12.8 MHz. Extensive picking in the STF of CTSDM was avoided by constraining the STF to have a max. gain of 6 dB [7] . Using www.sigma-delta.de and these specifications, the optimized CTSDM (using ideal models for the 2nd and 3rd filter stage) achieves maximum SQNR of 75 dbFS. With R F = 20 MΩ, a 1 = 0.01, C P = 2 pF, F S = 128 MHz, and using Eq. 13, C int = 39 fF, leading to a required GBW of 52 × 12.8 MHz.
Assuming only thermal noise for resistors and amplifiers, three cases have been simulated using Pnoise analysis in Cadence. Fig. 4a shows the input referred noise PSDs of the three different systems. The input noise PSD of the amplifiers (S ∆V 2 n,OA ) are defined in respect to their G m , which explains the rise at high frequency spectrum behaviour of Fig. 4a , since at high frequencies (assuming C P C int ), the frequency dependent term 2πf C P S ∆V 2 n,OA dominates the noise PSD, cf. Eq. 15. At low frequencies, the C-TIA shows increase in noise PSD, cf. Fig. 4a , which is due to its bandpass signal characteristic, cf. Fig. 4b . Therefore, the integrated noise bandwidth is from 0.1 kHz to 2 MHz. VI. FURTHER DISCUSSION For the same input bandwidth, transimpedance and parasitic input capacitance, as it was expected, the R-TIA has the highest needs in terms of GBW . On the other hand, the comparison shows that even though C-TIA needs almost a factor of 15 times less GBW than Current-CTSDM, it needs almost a factor of 1.5 more transconductance than the Current-CTSDM, due to capacitance C d , to achieve the required bandwidth, which means Current-CTSDM will consume less power for the realization of the first integrator than the C-TIA.
Since the three architectures need same range of G M for their amplifiers, respectively, it leads to a very similar values of S ∆V 2 n,OA and therefore, the three architectures show comparable integrated input referred current noise cf. Tab. I and Fig. 4 .a, which validates the reported equations. Disadvantageously, the C-TIA has a frequency dependent dynamic range, since the integrator in the forward path must be compensated for low frequency signals by feedback, which leads to a bandpass characteristic cf. Fig. 4 .b. In terms of complexity of the system, the R-TIA is the simplest and most straight forward architecture since it consist of only one amplifier. On the contrary, the C-TIA is more complex to design due to more components such as integrator, differentiator, and DC feedback. Current-CTSDMs basically offer the best trade-off by offering similar degrees of freedom as the C-TIA, and obtaining approx. the same noise performance of the R-TIA. Additionally, Current-CTSDM implicitly digitizes input signal, which eliminates need of a ADC present in R-TIA and C-TIA.
VII. CONCLUSION
In this paper, we presented the Current-CTSDM and its efficiency in comparison to conventional transimpedance amplifiers using resistive and capacitive feedback. It has been proven by calculations and simulations that Current-CTSDM have the similar requirements and the same performance range as R-TIAs and C-TIAs, while their inherent trade-offs such as GBW requirements versus overall gain, bandpass signal transfer function are removed. Furthermore, Current-CTSDMs are an attractive choice since no additional ADC is required.
